Hardware Based Speculation

Soner Önder
Michigan Technological University, Houghton MI
Exploiting more ILP requires that we overcome the limitation of control dependence:

- With branch prediction we allowed the processor continue issuing instructions past a branch based on a prediction:
  - Those fetched instructions do not modify the processor state.
  - These instructions are squashed if prediction is incorrect.

- We now allow the processor to execute these instructions before we know if it is ok to execute them:
  - We need to correctly restore the processor state if such an instruction should not have been executed.
  - We need to pass the results from these instructions to future instructions as if the program is just following that path.
• Assume the processor predicts B1 to be taken and executes.

• What will happen if the prediction was wrong?

• What value of each variable should be used if the processor predicts B1 and B2 taken and executes instructions along the way?
Hardware Based Speculation

• In order to execute instructions speculatively, we need to provide means:
  • To roll back the values of both registers and the memory to their correct values upon a misprediction,
  • To communicate speculatively calculated values to the new uses of those values.

• Both can be provided by using a simple structure called Reorder Buffer (ROB).
• It is a simple circular array with a head and a tail pointer:
  • New instructions are allocated a position at the tail in program order.
  • Each entry provides a location for storing the instruction’s result.
  • New instructions look for the values starting from tail – back.
  • When the instruction at the head completes and becomes non-speculative, the values are committed and the instruction is removed from the buffer.
Reorder Buffer

- 3 fields: instr, destination, value
  - Reorder buffer can be operand source => more registers like RS
  - Use reorder buffer number instead of reservation station when execution completes
  - Supplies operands between execution complete & commit
  - Once operand commits, result is put into register
  - Instructions commit
  - As a result, its easy to undo speculated instructions on mispredicted branches or on exceptions
Steps of Speculative Tomasulo Algorithm

1. Issue [get instruction from FP Op Queue]

1. Check if the reorder buffer is full.

2. Check if a reservation station is available.

3. Access the register file and the reorder buffer for the current values of the source operands.

4. Send the instruction, its reorder buffer slot number and the source operands to the reservation station.

Once issued, the instruction stays in the reservation station until it gets both operands.
Steps of Speculative Tomasulo Algorithm

2. Execute [operate on operands (EX)]

When both operands ready and a functional unit is available, the instruction executes.

This step checks RAW hazards and as long as operands are not ready, watches CDB for results.
Steps of Speculative Tomasulo Algorithm

3. Write result [finish execution (WB)]

Write on Common Data Bus to all awaiting FUs and the reorder buffer; mark reservation station available.
Steps of Speculative Tomasulo Algorithm

4. Commit [update register file with reorder result]
   - When instruction reaches the head of reorder buffer
   - The result is present
   - No exceptions associated with the instruction:

The instruction becomes non-speculative:
   - Update register file with result (or store to memory)
   - Remove the instruction from the reorder buffer.

A mispredicted branch flushes the reorder buffer.
Renaming Registers

Common variation of speculative design

Reorder buffer keeps instruction information but not the result

Extend register file with extra renaming registers to hold speculative results

Rename register allocated at issue; result into rename register on execution complete; rename register into real register on commit

Operands read either from register file (real or speculative) or via Common Data Bus

Advantage: operands are always from single source (extended register file)
Renaming Registers

1. Index a MAP table using the source register identifiers to get the physical register number.

2. Get the previous physical register number for the destination register.

3. Allocate a free physical register and modify the MAP table by indexing it with the destination register identifier.

4. When instruction commits, return the previous physical register to the pool.
## Renaming Registers

### Map Table

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
</tr>
</tbody>
</table>

### Code Sequence

- R7 = r4 + r3
- R6 = r2 + r6
- R3 = r6 + r7
- R6 = r6 + 10

---

### Code Block

9  
10  
22  
13  
17
Renaming Registers

Map table

Code sequence

Removed Code sequence

<table>
<thead>
<tr>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
</tr>
</tbody>
</table>

R7 = r4 + r3
R6 = r2 + r6
R3 = r6 + r7
R6 = r6 + 10
Renaming Registers

Map table

Code sequence

Renamed Code sequence

R9=r4+r3

R7
Renaming Registers

Map table

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>10</td>
<td>9</td>
</tr>
</tbody>
</table>

Code sequence

R7 = r4 + r3
R6 = r2 + r6
R3 = r6 + r7
R6 = r6 + 10

Renamed Code sequence

R9 = r4 + r3
R10 = r2 + r6
R7
r6
Renaming Registers

<table>
<thead>
<tr>
<th>Map table</th>
<th>Code sequence</th>
<th>Renamed Code sequence</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>R7 = r4 + r3</td>
<td>R9 = r4 + r3</td>
</tr>
<tr>
<td>1 1</td>
<td>R6 = r2 + r6</td>
<td>R10 = r2 + r6</td>
</tr>
<tr>
<td>2 2</td>
<td>R3 = r6 + r7</td>
<td>R22 = r10 + r9</td>
</tr>
<tr>
<td>3 22</td>
<td>R6 = r6 + 10</td>
<td></td>
</tr>
<tr>
<td>4 4</td>
<td></td>
<td>R7</td>
</tr>
<tr>
<td>5 5</td>
<td></td>
<td>R6</td>
</tr>
<tr>
<td>6 10</td>
<td></td>
<td>R3</td>
</tr>
<tr>
<td>7 9</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Previous Dest

- R9 = r4 + r3
- R10 = r2 + r6
- R22 = r10 + r9
- R7
- R6
- R3
Renaming Registers

Map table

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>22</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>13</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>9</td>
<td></td>
</tr>
</tbody>
</table>

Code sequence

R7 = r4 + r3
R6 = r2 + r6
R3 = r6 + r7
R6 = r6 + 10

Previous Dest

<table>
<thead>
<tr>
<th>Previous Dest</th>
</tr>
</thead>
<tbody>
<tr>
<td>R9 = r4 + r3</td>
</tr>
<tr>
<td>R10 = r2 + r6</td>
</tr>
<tr>
<td>R22 = r10 + r9</td>
</tr>
<tr>
<td>R13 = r10 + 10</td>
</tr>
</tbody>
</table>

Renamed Code sequence

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>R7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>R10</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

17
Renaming Registers

Map table

<table>
<thead>
<tr>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>22</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td>13</td>
</tr>
<tr>
<td>7</td>
<td>9</td>
</tr>
</tbody>
</table>

Code sequence

\[
\begin{align*}
R7 &= r4 + r3 \\
R6 &= r2 + r6 \\
R3 &= r6 + r7 \\
R6 &= r6 + 10
\end{align*}
\]

Previous Dest

\[
\begin{align*}
R9 &= r4 + r3 \\
R10 &= r2 + r6 \\
R22 &= r10 + r9 \\
R13 &= r10 + 10
\end{align*}
\]

Renamed Code sequence

\[
\begin{align*}
R7 &\quad R6 \\
R6 &\quad R3 \\
R10 &\quad R7 \\
R13 &\quad R6 \\
R10 &\quad R10
\end{align*}
\]

When \( r13 = r10 + 10 \) retires
Speculative Processing with Map tables
Limits to ILP

Assumptions for ideal/perfect machine to start:

1. *Register renaming*—infinite virtual registers and all WAW & WAR hazards are avoided

2. *Branch prediction*—perfect; no mispredictions

3. *Jump prediction*—all jumps perfectly predicted => machine with perfect speculation & an unbounded buffer of instructions available

4. *Memory-address alias analysis*—addresses are known & a load can be moved before a store provided addresses not equal

1 cycle latency for all instructions; unlimited number of instructions issued per clock cycle
Upper Limit to ILP: Ideal Machine

**ipc**

**Integer: 18 - 60**

- gcc: 54.8
- espresso: 62.6
- li: 17.9
- fpppp: 75.2
- doducd: 118.7
- tomcatv: 150.1

**FP: 75 - 150**
More Realistic HW: Branch Impact

Change from Infinite window to examine to 2000 and maximum issue of 64 instructions per clock cycle

FP: 15 - 45

Integer: 6 - 12

Program

- gcc
- espresso
- li
- fpppp
- doducd
- tomcatv

IPC
More Realistic HW: Register Impact

Change 2000 instr window, 64 instr issue, 8K 2 level Prediction

Integer: 5 - 15

FP: 11 - 45
More Realistic HW: Alias Impact

- Change 2000 instr window, 64 instr issue, 8K 2 level Prediction, 256 renaming registers

- Integer: 4 - 9

- FP: 4 - 45 (Fortran, no heap)
Realistic HW for ‘9X: Window Impact

Perfect disambiguation (HW), 1K
Selective Prediction, 16 entry return,
64 registers, issue as many as
window

FP: 8 - 45

Integer: 6 - 12

Program

- gcc
- espresso
- li
- fpppp
- doducd
- tomcatv

IPC

- Infinite
- 256
- 128
- 64
- 32
- 16
- 8
- 4
Speculative Processing with Map tables

Basic Out-of-order Pipeline

Fetch  Decode/Map  Queue  Reg Read  Execute  Dcache/Store Buffer  Reg Write  Retire

PC  icache  Register Map  Regs  Dcache  Regs

Thread-blind