The Berkeley View: A New Framework & a New Platform for Parallel Research

David Patterson and a cast of thousands Pardee Professor of Computer Science, U.C. Berkeley Director, RAD Lab, U.C. Berkeley Past President, Association for Computing Machinery November, 2006

High Level Message

- Everything is changing
- Old conventional wisdom is out
- We DESPERATELY need a new approach to HW and SW systems based on parallelism
- Need to create a "watering hole" to bring everyone together to quickly find that solution
 - architects, language designers, application experts, numerical analysts, algorithm designers, programmers, ...

Outline

Part I: A New Agenda for Parallel HW/SW Systems

- Old Conventional Wisdom vs. New Conventional Wisdom
- □ 7 Questions to Frame Parallel Research
- New Benchmarks for New Architectures
- □ Hardware Building Blocks
- □ Innovating at HW/SW interface without Compilers
- □ Seemingly Obvious but Neglected Points
- □ Reasons for Optimism towards Parallel Computing Revolution

Part II: A "Watering Hole" for Parallel HW/SW Systems

Research Accelerator for Multiple Processors

Conventional Wisdom (CW) in Computer Architecture

- 1. Old CW: Power is free, but transistors expensive
- New CW is the "<u>Power wall</u>": Power is expensive, but transistors are "free"
 Can put more transistors on a chip than have the power to turn on
- 2. Old CW: Only concern is dynamic power
- New CW: For desktops and servers, static power due to leakage is 40% of total power
- *3. Old CW*: Monolithic uniprocessors are reliable internally, with errors occurring only at pins
- New CW: As chips drop below 65 nm feature sizes, they will have high soft and hard error rates

Conventional Wisdom (CW) in Computer Architecture

- 4. Old CW: By building upon prior successes, continue raising level of abstraction and size of HW designs
- New CW: Wire delay, noise, cross coupling, reliability, clock jitter, design validation, ... stretch development time and cost of large designs at ≤65 nm
- *5. Old CW*: Researchers demonstrate new architectures by building chips
- New CW: Cost of 65 nm masks, cost of ECAD, and design time for GHz clocks
 ⇒ Researchers no longer build believable chips
- 6. Old CW: Performance improves latency & bandwidth
- New CW: BW improves > (latency improvement)²

Conventional Wisdom (CW) in Computer Architecture Old CW: Multiplies slow, but loads and stores fast New CW is the "Memory wall": Loads and stores are slow, but multiplies fast 200 clocks to DRAM, but even FP multiplies only 4 clocks Old CW: We can reveal more ILP via compilers and architecture innovation Branch prediction, OOO execution, speculation, VLIW, ... New CW is the "ILP wall": Diminishing returns on finding more ILP Old CW: 2X CPU Performance every 18 months

New CW is Power Wall + Memory Wall + ILP Wall
 = Brick Wall





Conventional Wisdom (CW) in Computer Architecture

- *10. Old CW*: Increasing clock frequency is primary method of performance improvement
- New CW: Processors Parallelism is primary method of performance improvement
- 11. Old CW: Don't bother parallelizing app, just wait and run on much faster sequential computer
- New CW: Very long wait for faster sequential CPU
 - □ 2X uniprocessor performance takes 5 years?
 - End of La-Z-Boy Programming Era
- *12. Old CW*: Less than linear scaling for a multiprocessor is failure
- *New CW*: Given the switch to parallel hardware, even sublinear speedups are beneficial

Need a New Approach

- Berkeley researchers from many backgrounds met between February 2005 and October 2006 to discuss parallelism
 - Circuit design, computer architecture, massively parallel computing, computer-aided design, embedded hardware and software, programming languages, compilers, scientific programming, and numerical analysis
- Krste Asanovíc, Rastislav Bodik, Bryan Catanzaro, Joseph Gebis, Parry Husbands, Kurt Keutzer, William Plishker, John Shalf, Samuel Williams, and Katherine Yelick + others
- Tried to learn from successes in embedded and high performance computing
- Led to 7 Questions to frame parallel research





Phillip Colella's "Seven dwarfs" High-end simulation in the physical sciences = 7 numerical methods:

A dwarf is a pattern of

defined targets from

algorithmic, software,

13

computation and

and architecture

standpoints

communication

Dwarfs are well-

- 1. Structured Grids (including locally structured grids, e.g. Adaptive Mesh Refinement)
- 2. Unstructured Grids
- 3. Fast Fourier Transform
- 4. Dense Linear Algebra
- 5. Sparse Linear Algebra
- 6. Particles
- 7. Monte Carlo

Slide from "Defining Software Requirements for Scientific Computing", Phillip Colella, 2004

original dwarfs, renumbered list







Number of Cores/Socket

- We need revolution, not evolution
- "Multicore" industry starts too small, double number of cores per generation: 2, 4, 8, 16,
- "Manycore" 100s to 1000s is highest performance per unit area, then double per generation: 128, 256, 512, 1024 ...
- Multicore architectures & programming models suitable for 2 to 32 cores not likely to successfully evolve to Manycore systems of 1000's of processors
 ⇒ Desperately need HW/SW models that work for Manycore













| Paralle <mark>Exp</mark> lici | el Progra t vs. Im | ammir Iplicit | ng mo | dels: | | A |
|----------------------------------|-----------------------|------------------|-------------|---------------|-------------|-------|
| Model | Domain | Task ID | Task Map | Data Distr | Comm Map | Synch |
| TejaNP | Network | Exp | Exp | Exp | Exp | Exp |
| YAPI | DSP | Exp | Exp | Exp | Exp | Imp |
| MPI | HPC | Exp | Exp | Exp | Imp | Imp |
| Pthreads | General | Exp | Exp | Imp | Imp | Exp |
| Map Reduce | Data sets | Exp | Imp | Imp | Imp | Exp |
| OpenMP | HPC | Imp* | Imp | Imp | Imp | Imp* |
| HPF | HPC | Imp | Imp | Imp* | Imp | Imp |
| | | • | | *Wi | th Direct | ives |







Deconstructing Operating Systems

- Resurgence of interest in virtual machines
 Traditional OSes too large and brittle
 VM monitor thin SW layer btw guest OS and HW
- Advantages
 - Security via isolation
 - □ VMs move from failing processor
- Mendel Rosenblum: future of OSes could be libraries where only functions needed are linked into app, on top of thin VMM layer providing protection and sharing of resources
 Everywhere, but great match to 1000s of processors

How to measure success?

- Easy to write programs that execute efficiently on manycore computing systems
- 1. Maximizing programmer productivity
- 2. Maximizing application performance and energy efficiency
- Challenges
 - □ Conventional serial performance issues
 - □ Minimizing Remote Accesses
 - □ Balancing Load
 - Granularity of Data Movement and Synchronization



Support Successful Styles of Parallelism



- Old CW: PLs, compilers, and architectures placed bets on one style of parallel programming, forcing programmers to express all parallelism in that style
- In addition to trying novel proposals (e.g., Transactional Memory, Data Flow, ...), be to support those proven to work!
- 1. Independent task parallelism e.g., Cluster
- 2. Word-level parallelism e.g., Vector
- 3. Bit-Level parallelism e.g., "MMX SIMD"

Fast programs oblivious to # CPUs

- MPI forces awareness of exact mapping of computational tasks to processors
 SPMD know N processors and which processor is which
- So far, languages oblivious to number of processors have unclear performance benefits
 - □ E.g., Fortress? Chapel? X10?

Accurate Performance-Power Counters

- If don't care about performance, why parallel?
- HW must have accurate, well-defined, standard, programmer-accessible counters of all the events that affect parallel performance
 □ Traditionally lowest on HW designer totem pole
 □ Can't measure ⇒ underutilize parallel processors
- Power/Energy is limit, so measure it
 - Need energy usage, (peak) power, and (peak) temperature since last reading
 - Per major unit: processor, I/O, …



33



- Whole Industry fully committed to parallelism
- Moore's Law continues, so soon can put 1000s of simple cores on an economical chip
- Communication between cores within a chip at very low latency and very high bandwidth
 - Processor-to-Processor fast even if Processor-to-Memory slow
- Open Source Software movement means that SW stack can evolve much more quickly than in the past

9







RAME Build Academic Manycore from ■ As \approx 20 CPUs will fit in Field Programmable Gate Array (FPGA), 1000-CPU system from \approx 50 FPGAs? 8 32-bit simple "soft core" RISC at 100MHz in 2004 (Virtex-II) FPGA generations every 1.5 yrs; ≈ 2X CPUs, ≈ 1.2X clock rate HW research community does logic design ("gate shareware") to create out-of-the-box, Manycore □ E.g., 1000 processor, standard ISA binary-compatible, 64-bit, cache-coherent supercomputer @ ≈ 150 MHz/CPU in 2007 □ RAMPants: Arvind (MIT), Krste Asanovíc, Derek Chiou (Texas), James Hoe (CMU), Christos Kozyrakis (Stanford), Shih-Lien Lu (Intel), Mark Oskin (Washington), David Patterson (Berkeley, Co-PI), Jan Rabaev (Berkelev), and John Wawrzvnek (Berkelev, PI) "Research Accelerator for Multiple Processors" 40



| Why Good for <u>Research Manycore</u> ? RAMP | | | | | | | | |
|---|-------------------------|------------------|-------------------|--------------------------|--|--|--|--|
| | SMP | Cluster | Simulate | RAMP | | | | |
| Scalability (1k CPUs) | С | А | Α | Α | | | | |
| Cost (1k CPUs) | F (\$40M) | C (\$2-3M) | A+ (\$0M) | A (\$0.1-0.2M) | | | | |
| Cost of ownership | А | D | Α | А | | | | |
| Power/Space (kilowatts, racks) | D (120 kw, 12 racks) | D (120 kw, 12 | A+ (.1 kw, 0.1 | A (1.5 kw, 0.3 racks) | | | | |
| Community | D | racks) | racks) | А | | | | |
| Observability | D | С | A+ | A+ | | | | |
| Reproducibility | В | D | A+ | A+ | | | | |
| Reconfigurability | D | С | A+ | A+ | | | | |
| Credibility | A+ | A+ | F | B+/A- | | | | |
| Perform. (clock) | A (2 GHz) | A (3 GHz) | F (0 GHz) | C (0.1 GHz) | | | | |
| GPA | С | B- | В | A - | | | | |



Can RAMP keep up?

- FGPA generations: 2X CPUs / 18 months
 2X CPUs / 24 months for desktop microprocessors
- 1.1X to 1.3X performance / 18 months
 1.2X? / year per CPU on desktop?
- However, goal for RAMP is accurate system emulation, not to be the real system
 - Goal is accurate target performance, parameterized reconfiguration, extensive monitoring, reproducibility, cheap (like a simulator) while being credible and fast enough to emulate 1000s of OS and apps in parallel (like a hardware prototype)
 - \square OK if ~30X slower than real 1000 processor hardware, provided >1000X faster than simulator of 1000 CPUs

RAMP















| RAMP Philosophy | RAMP |
|--|--|
| Build vanilla out-of-the-box exa attract software community Multiple industrial ISAs, real industrial oper- processors, accurate clock cycle accounting traceable, parameterizable, cheap to buy a | amples to rating systems, 1000 g, reproducible, ind operate, |
| But RAMPants have grander plate Data flow computer ("Wavescalar") – Oskin 1,000,000-way MP ("Transactors") – Asano Distributed Data Centers ("RAD Lab") – Pate Transactional Memory ("TCC") – Kozyrakis Reliable Multiprocessors ("PROTOFLEX") – X86 emulation ("UT FAST") – Chiou @ Tex Signal Processing in FPGAs ("BEE2") – Ward | ans (will share) n @ U. Washington ovic @ MIT tterson @ Berkeley @ Stanford Hoe @ CMU kas awrzynek @ Berkeley |

















Related Approaches

Ouickturn, Axis, IKOS, Thara:

- □ FPGA- or special-processor based gate-level hardware emulators
- □ HDL mapped to array for cycle and bit-accurate netlist emulation

RAMP

62

- □ No DRAM memory since modeling CPU, not system
- Doesn't worry about speed of logic synthesis: 1 MHz clock
- □ Uses small FPGAs since takes many chips/CPU, and pin-limited Expensive: \$5M
- RAMP's emphasis is on emulating high-level system behaviors
 - □ More DRAMs than FPGAs: BEE2 has 5 FPGAs, 96 DRAM chips
 - □ Clock rate affects emulation time: >100 MHz clock
 - □ Uses biggest FGPAs, since many CPUs/chip
 - □ Affordable: \$0.1 M











