VSCSE Summer School

Accelerators for Science and Engineering Applications: GPUs and Multi-cores

Lecture 2 The CUDA Programming Model

Overview

 CUDA programming model – basic concepts and data types


CUDA application programming interface - basic

 Simple examples to illustrate basic concepts and functionalities

Performance features will be covered later

CUDA – C with no shader limitations!

- Integrated host+device app C program
 - Serial or modestly parallel parts in host C code
 - Highly parallel parts in device SPMD kernel C code




© David Kirk/NVIDIA and Wen-mei W. Hwu Urbana, Illinois, August 18-22, 2008

CUDA Devices and Threads

- A compute device
 - Is a coprocessor to the CPU or host
 - Has its own DRAM (device memory)
 - Runs many threads in parallel
 - Is typically a GPU but can also be another type of parallel processing device
- Data-parallel portions of an application are expressed as device kernels which run on many threads
- Differences between GPU and CPU threads
 - GPU threads are extremely lightweight
 - Very little creation overhead
 - GPU needs 1000s of threads for full efficiency
 - Multi-core CPU needs only a few


G80 – Graphics Mode

- The future of GPUs is programmable processing
 - So build the architecture around the processor



G80 CUDA mode – A **Device** Example

- Processors execute computing threads
- New operating mode/HW interface for computing



CUDA Extends C

- Decispecs
 - global, device, shared, local, constant
- Keywords
 - threadldx, blockldx
- Intrinsics
 - __syncthreads
- Runtime API
 - Memory, symbol, execution management
- Function launch


```
__device__ float filter[N];
__global__ void convolve (float *image)
  shared float region[M];
  region[threadIdx] = image[i];
  syncthreads()
  image[j] = result;
// Allocate GPU memory
void *myimage = cudaMalloc(bytes)
// 100 blocks, 10 threads per block
convolve << < 100, 10 >>> (myimage);
```

Arrays of Parallel Threads

- A CUDA kernel is executed by an array of threads
 - All threads run the same code (SPMD)
 - Each thread has an ID that it uses to compute memory addresses and make control decisions

Thread Blocks: Scalable Cooperation

- Divide monolithic thread array into multiple blocks
 - Threads within a block cooperate via shared memory, atomic operations and barrier synchronization
 - Threads in different blocks cannot cooperate



Block IDs and Thread IDs


 Each thread uses IDs to decide what data to work on

Block ID: 1D or 2D

Thread ID: 1D, 2D, or 3D


 Simplifies memory addressing when processing multidimensional data

- Image processing
- Solving PDEs on volumes
- **–** ...



CUDA Memory Model Overview

- Global memory
 - Main means of communicating R/W
 Data between host and device
 - Contents visible to all threads
 - Long latency access
- We will focus on global memory for now




CUDA API Highlights: Easy and Lightweight

- The API is an extension to the ANSI C programming language
 - Low learning curve
- The hardware is designed to enable lightweight runtime and driver
 - High performance

CUDA Device Memory Allocation

Host

- cudaMalloc()
 - Allocates object in the device Global Memory
 - Requires two parameters
 - Address of a pointer to the allocated object
 - Size of of allocated object
- cudaFree()
 - Frees object from device
 Global Memory
 - Pointer to freed object



CUDA Device Memory Allocation (cont.)

Code example:


- Allocate a 64 * 64 single precision float array
- Attach the allocated storage to Md
- "d" is often used to indicate a device data structure

```
TILE_WIDTH = 64;
Float* Md
int size = TILE_WIDTH * TILE_WIDTH * sizeof(float);
```

cudaMalloc((void**)&Md, size); cudaFree(Md);

CUDA Host-Device Data Transfer

- cudaMemcpy()
 - memory data transfer
 - Requires four parameters
 - Pointer to destination
 - Pointer to source
 - Number of bytes copied
 - Type of transfer
 - Host to Host
 - Host to Device
 - Device to Host
 - Device to Device
- Asynchronous transfer



CUDA Host-Device Data Transfer (cont.)

- Code example:
 - Transfer a 64 * 64 single precision float array
 - M is in host memory and Md is in device memory
 - cudaMemcpyHostToDevice and cudaMemcpyDeviceToHost are symbolic constants

cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);

cudaMemcpy(M, Md, size, cudaMemcpyDeviceToHost);

CUDA Keywords

CUDA Function Declarations

	Executed on the:	Only callable from the:
device float DeviceFunc()	device	device
global void KernelFunc()	device	host
host float HostFunc()	host	host

- __global___ defines a kernel function
 - Must return void
- <u>device</u> and <u>host</u> can be used together

CUDA Function Declarations (cont.)

- <u>device</u> functions cannot have their address taken
- For functions executed on the device:
 - No recursion
 - No static variable declarations inside the function
 - No variable number of arguments

Calling a Kernel Function – Thread Creation

A kernel function must be called with an execution configuration:

 Any call to a kernel function is asynchronous from CUDA 1.0 on, explicit synch needed for blocking

A Simple Running Example Matrix Multiplication

- A simple matrix multiplication example that illustrates the basic features of memory and thread management in CUDA programs
 - Leave shared memory usage until later
 - Local, register usage
 - Thread ID usage
 - Memory data transfer API between host and device
 - Assume square matrix for simplicity


Programming Model: Square Matrix Multiplication Example


- P = M * N of size WIDTH x WIDTH
- Without tiling:
 - One thread calculates one element of P
 - M and N are loaded WIDTH times from global memory



© David Kirk/NVIDIA and Wen-mei W. Hwu Urbana, Illinois, August 18-22, 2008

Memory Layout of a Matrix in C





Step 1: Matrix Multiplication A Simple Host Version in C

```
// Matrix multiplication on the (CPU) host in double precision
void MatrixMulOnHost(float* M, float* N, float* P, int Width)
  for (int i = 0; i < Width; ++i)
     for (int j = 0; j < Width; ++j) {
        double sum = 0;
        for (int k = 0; k < Width; ++k) {
           double a = M[i * width + k];
           double b = N[k * width + j];
           sum += a * b;
        P[i * Width + j] = sum;
© David Kirk/NVIDIA and Wen-mei W. Hwu
Urbana, Illinois, August 18-22, 2008
```

Step 2: Input Matrix Data Transfer (Host-side Code)

```
void MatrixMulOnDevice(float* M, float* N, float* P, int Width)
 int size = Width * Width * sizeof(float);
 float* Md, Nd, Pd;
1. // Allocate and Load M, N to device memory
  cudaMalloc(&Md, size);
  cudaMemcpy(Md, M, size, cudaMemcpyHostToDevice);
  cudaMalloc(&Nd, size);
  cudaMemcpy(Nd, N, size, cudaMemcpyHostToDevice);
   // Allocate P on the device
  cudaMalloc(&Pd, size);
```

© David Kirk/NVIDIA and Wen-mei W. Hwu Urbana, Illinois, August 18-22, 2008

Step 3: Output Matrix Data Transfer (Host-side Code)

```
2. // Kernel invocation code - to be shown later ...
3. // Read P from the device cudaMemcpy(P, Pd, size, cudaMemcpyDeviceToHost);
// Free device matrices cudaFree(Md); cudaFree(Nd); cudaFree (Pd);
}
```

Step 4: Kernel Function

```
// Matrix multiplication kernel – per thread code
__global__ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
{
    // Pvalue is used to store the element of the matrix
    // that is computed by the thread
    float Pvalue = 0;
```

Step 4: Kernel Function (cont.)

```
for (int k = 0; k < Width; ++k) {
   float Melement = Md[threadIdx.y*Width+k];
   float Nelement = Nd[k*Width+threadIdx.x];
   Pvalue += Melement * Nelement;
                                                     tx
Pd[threadIdx.y*Width+threadIdx.x] = Pvalue;
                                                  Pd
                                                              tv
                                                     tx
© David Kirk/NVIDIA and Wen-mei W. Hwu
```

Urbana, Illinois, August 18-22, 2008


Step 5: Kernel Invocation (Host-side Code)

```
// Setup the execution configuration dim3 dimGrid(1, 1); dim3 dimBlock(Width, Width);
```

// Launch the device computation threads!
MatrixMulKernel<<<dimGrid, dimBlock>>>(Md, Nd, Pd, Width);

Only One Thread Block Used

- One Block of threads compute matrix Pd
 - Each thread computes one element of Pd
- Each thread
 - Loads a row of matrix Md
 - Loads a column of matrix Nd
 - Perform one multiply and addition for each pair of Md and Nd elements
 - Compute to off-chip memory access ratio close to 1:1 (not very high)
- Size of matrix limited by the number of threads allowed in a thread block



Md


Step 7: Handling Arbitrary Sized Square Matrices

- Have each 2D thread block to compute a (TILE_WIDTH)² submatrix (tile) of the result matrix
 - Each has (TILE_WIDTH)² threads
- Generate a 2D Grid of (WIDTH/TILE_WIDTH)² blocks

You still need to put a loop around the kernel call for cases where WIDTH/TILE_WIDTH is greater than max grid size


© David Kirk/NVIDIA and Wen-mei W. Hwu Urbana, Illinois, August 18-22, 2008

(64K)!



Some Useful Information on Tools

Compiling a CUDA Program



- **Parallel Thread** eXecution (PTX)
 - Virtual Machine and ISA
 - **Programming** model
 - Execution resources and state

\$f5, \$f3, \$f1;

```
Physical PTX to Target
                               I d. gl obal . v4. f32
                                                  {$f\1, $f3, $f5, $f7}, [$r9+0];
                               mad. f32
                                                   $f1
              Compiler
            Target code
```

© David Kirk/NVIDIA and Wen-mei W. Hwu Urbana, Illinois, August 18-22, 2008

Compilation

- Any source file containing CUDA language extensions must be compiled with NVCC
- NVCC is a compiler driver
 - Works by invoking all the necessary tools and compilers like cudacc, g++, cl, ...
- NVCC outputs:
 - C code (host CPU Code)
 - Must then be compiled with the rest of the application using another tool
 - PTX
 - Object code directly
 - Or, PTX source, interpreted at runtime

Linking

- Any executable with CUDA code requires two dynamic libraries:
 - The CUDA runtime library (cudart)
 - The CUDA core library (cuda)

Debugging Using the Device Emulation Mode

- An executable compiled in device emulation mode (nvcc -deviceemu) runs completely on the host using the CUDA runtime
 - No need of any device and CUDA driver
 - Each device thread is emulated with a host thread
- Running in device emulation mode, one can:
 - Use host native debug support (breakpoints, inspection, etc.)
 - Access any device-specific data from host code and vice-versa
 - Call any host function from device code (e.g. printf) and vice-versa
 - Detect deadlock situations caused by improper usage of __syncthreads

Device Emulation Mode Pitfalls

- Emulated device threads execute sequentially, so simultaneous accesses of the same memory location by multiple threads could produce different results.
- Dereferencing device pointers on the host or host pointers on the device can produce correct results in device emulation mode, but will generate an error in device execution mode

Floating Point

- Results of floating-point computations will slightly differ because of:
 - Different compiler outputs, instruction sets
 - Use of extended precision for intermediate results
 - There are various options to force strict single precision on the host